

# PMU

## Metrics List & Dependencies:

Tech nology / Cate gory	Metric / Feature	Name	Date Type	Format Example	Collector	Collector Plugin	Description	Dependencies	Limitations	Barometer Verified (Yes/No)	Comments
P MU	Metric - loads	L1-dcache - loads	Integer	23734	5.8	intelpmu	Level 1 cache for data (L1d) read accesses by a CPU core	jevents from pmu-tools		yes	Dependent on jevents library to read the metric value
P MU	Metric - misses	L1-dcache - load misses	Integer	23734	5.8	intelpmu	Level 1 cache for data (L1d) read misses by a CPU core	jevents from pmu-tools		yes	Dependent on jevents library to read the metric value
P MU	Metric - stores	L1-dcache - stores	Integer	23734	5.8	intelpmu	Level 1 cache for data (L1d) writes by a CPU core	jevents from pmu-tools		yes	Dependent on jevents library to read the metric value
P MU	Metric - write misses	L1-dcache - store misses	Integer	23734	5.8	intelpmu	Level 1 cache for data (L1d) write misses by a CPU core	jevents from pmu-tools		yes	Dependent on jevents library to read the metric value
P MU	Metric - prefetches	L1-dcache - prefetches	Integer	23734	5.8	intelpmu	Level 1 cache for data (L1d) prefetch accesses by a CPU core	jevents from pmu-tools		yes	Dependent on jevents library to read the metric value
P MU	Metric - prefetch misses	L1-dcache - prefetch misses	Integer	23734	5.8	intelpmu	Level 1 cache for data (L1d) prefetch misses by a CPU core	jevents from pmu-tools		yes	Dependent on jevents library to read the metric value

P MU	M etric	L1-icac he-loads	Int eg er	23734	5.8 inte l_ p mu	Level 1 cache for instructions (L1i) read accesses by a CPU core	je ve nt s fr o m p m u t o ols		yes	Dependent on jevents library to read the metric value
P MU	M etric	L1-icac he-load -mis ses	Int eg er	23734	5.8 inte l_ p mu	Level 1 cache for instructions (L1i) read misses by a CPU core	je ve nt s fr o m p m u t o ols		yes	Dependent on jevents library to read the metric value
P MU	M etric	L1-icac he-pref etch es	Int eg er	23734	5.8 inte l_ p mu	Level 1 cache for instructions (L1i) prefetch accesses by a CPU core	je ve nt s fr o m p m u t o ols		yes	Dependent on jevents library to read the metric value
P MU	M etric	L1-icac he-pref etch -mis ses	Int eg er	23734	5.8 inte l_ p mu	Level 1 cache for instructions (L1i) prefetch misses by a CPU core	je ve nt s fr o m p m u t o ols		yes	Dependent on jevents library to read the metric value
P MU	M etric	LLC - loads	Int eg er	23734	5.8 inte l_ p mu	Last level cache (LLC) read accesses by a CPU core	je ve nt s fr o m p m u t o ols		yes	Dependent on jevents library to read the metric value
P MU	M etric	LLC - load -mis ses	Int eg er	23734	5.8 inte l_ p mu	Last level cache (LLC) read misses by a CPU core	je ve nt s fr o m p m u t o ols		yes	Dependent on jevents library to read the metric value
P MU	M etric	LLC - stor es	Int eg er	23734	5.8 inte l_ p mu	Last level cache (LLC) writes by a CPU core	je ve nt s fr o m p m u t o ols		yes	Dependent on jevents library to read the metric value
P MU	M etric	LLC - stor e-mis ses	Int eg er	23734	5.8 inte l_ p mu	Last level cache (LLC) write misses by a CPU core	je ve nt s fr o m p m u t o ols		yes	Dependent on jevents library to read the metric value

P MU	M etric	LLC - prefetch es	Int eg er	23734	5.8 in te l_ p mu	Last level cache (LLC) prefetch accesses by a CPU core	je ve n t s fro m p m u t o ols		yes	Dependent on jevents library to read the metric value
P MU	M etric	LLC - prefetch - mis ses	Int eg er	23734	5.8 in te l_ p mu	Last level cache (LLC) prefetch misses by a CPU core	je ve n t s fro m p m u t o ols		yes	Dependent on jevents library to read the metric value
P MU	M etric	dTL B- loads	Int eg er	23734	5.8 in te l_ p mu	Translation lookaside buffer for data (dTLD) read accesses by a CPU core	je ve n t s fro m p m u t o ols		yes	Dependent on jevents library to read the metric value
P MU	M etric	dTL B- load - mis ses	Int eg er	23734	5.8 in te l_ p mu	Translation lookaside buffer for data (dTLD) read misses by a CPU core	je ve n t s fro m p m u t o ols		yes	Dependent on jevents library to read the metric value
P MU	M etric	dTL B- stor es	Int eg er	23734	5.8 in te l_ p mu	Translation lookaside buffer for data (dTLD) writes by a CPU core	je ve n t s fro m p m u t o ols		yes	Dependent on jevents library to read the metric value
P MU	M etric	dTL B- stor e- mis ses	Int eg er	23734	5.8 in te l_ p mu	Translation lookaside buffer for data (dTLD) write misses by a CPU core	je ve n t s fro m p m u t o ols		yes	Dependent on jevents library to read the metric value
P MU	M etric	dTL B- pref etch es	Int eg er	23734	5.8 in te l_ p mu	Translation lookaside buffer for data (dTLD) prefetch accesses by a CPU core	je ve n t s fro m p m u t o ols		yes	Dependent on jevents library to read the metric value
P MU	M etric	dTL B- pref etch - mis ses	Int eg er	23734	5.8 in te l_ p mu	Translation lookaside buffer for data (dTLD) prefetch misses by a CPU core	je ve n t s fro m p m u t o ols		yes	Dependent on jevents library to read the metric value

P MU	M etric	iTL-B-loads	Integ er	23734	5.8 inte l_p mu	Translation lookaside buffer for instructions (iTLB) read accesses by a CPU core	je ve nt s fro m p m u to ols		yes	Dependent on jevents library to read the metric value
P MU	M etric	iTL-B-load - misses	Integ er	23734	5.8 inte l_p mu	Translation lookaside buffer for instructions (iTLB) read misses by a CPU core	je ve nt s fro m p m u to ols		yes	Dependent on jevents library to read the metric value
P MU	M etric	branch - loads	Integ er	23734	5.8 inte l_p mu	Branch prediction unit read accesses by a CPU core	je ve nt s fro m p m u to ols		yes	Dependent on jevents library to read the metric value
P MU	M etric	branch - load - misses	Integ er	23734	5.8 inte l_p mu	Branch prediction unit read misses by a CPU core	je ve nt s fro m p m u to ols		yes	Dependent on jevents library to read the metric value
P MU	M etric	cpu - cycles	Integ er	23734	5.8 inte l_p mu	Total CPU cycles by a CPU core	je ve nt s fro m p m u to ols		yes	Dependent on jevents library to read the metric value
P MU	M etric	instructions	Integ er	23734	5.8 inte l_p mu	Retired instructions by a CPU core	je ve nt s fro m p m u to ols	Note: these can be affected by various issues, most notably hardware interrupt counts.	yes	Dependent on jevents library to read the metric value
P MU	M etric	cachereferences	Integ er	23734	5.8 inte l_p mu	Cache accesses per CPU core. Usually this indicates Last Level Cache accesses but this may vary depending on CPU type.	je ve nt s fro m p m u to ols		yes	Dependent on jevents library to read the metric value
P MU	M etric	cachemisses	Integ er	23734	5.8 inte l_p mu	Cache read misses by a CPU core. Usually this indicates Last Level Cache misses.	je ve nt s fro m p m u to ols		yes	Dependent on jevents library to read the metric value

P MU	M etric	bra nch es	Int eg er	23734	5.8 inte l_ p mu	Retired branch instructions by a CPU core	je ve nt s fro m p m u to ols		yes	Dependent on jevents library to read the metric value
P MU	M etric	bra nch - mis ses	Int eg er	23734	5.8 inte l_ p mu	Mispredicted branch instructions by a CPU core	je ve nt s fro m p m u to ols		yes	Dependent on jevents library to read the metric value
P MU	M etric	bus - cycl es	Int eg er	23734	5.8 inte l_ p mu	Bus cycles per CPU core, which can be different from total cycles.	je ve nt s fro m p m u to ols		yes	Dependent on jevents library to read the metric value
P MU	M etric	cpu - clock	Int eg er	23734	5.8 inte l_ p mu	Reports the CPU clock, a high-resolution per-CPU timer, by a CPU core. Software event provided by the kernel.	je ve nt s fro m p m u to ols		yes	Dependent on jevents library to read the metric value
P MU	M etric	task - clock	Int eg er	23734	5.8 inte l_ p mu	Reports a clock count specific to the task that is running, by a CPU core. Software event provided by the kernel.	je ve nt s fro m p m u to ols		yes	Dependent on jevents library to read the metric value
P MU	M etric	cont ext- swit ches	Int eg er	23734	5.8 inte l_ p mu	Number of context switches per CPU core. Software event provided by the kernel.	je ve nt s fro m p m u to ols		yes	Dependent on jevents library to read the metric value
P MU	M etric	cpu - mig rat ions	Int eg er	23734	5.8 inte l_ p mu	Number of times the process has migrated to a new CPU, by a CPU core. Software event provided by the kernel.	je ve nt s fro m p m u to ols		yes	Dependent on jevents library to read the metric value
P MU	M etric	pag e- faults	Int eg er	23734	5.8 inte l_ p mu	Number of page faults by a CPU core. Software event provided by the kernel.	je ve nt s fro m p m u to ols		yes	Dependent on jevents library to read the metric value

P MU	M etric	min- or-faults	Int eger	23734	5.8 inte l_p mu	Number of minor page faults by a CPU core. Software event provided by the kernel.	je ve nt s fro m p m u to ols		yes	Dependent on jevents library to read the metric value
P MU	M etric	maj- or-faults	Int eger	23734	5.8 inte l_p mu	Number of major page faults by a CPU core. Software event provided by the kernel.	je ve nt s fro m p m u to ols		yes	Dependent on jevents library to read the metric value
P MU	M etric	align- ment- faults	Int eger	23734	5.8 inte l_p mu	Number of alignment faults by a CPU core. These happen when unaligned memory accesses happen. Software event provided by the kernel.	je ve nt s fro m p m u to ols		yes	Dependent on jevents library to read the metric value
P MU	M etric	emula- tion- faults	Int eger	23734	5.8 inte l_p mu	Number of emulation faults by a CPU core. The kernel sometimes traps on unimplemented instructions and emulates them for user space. Software event provided by the kernel.	je ve nt s fro m p m u to ols		yes	Dependent on jevents library to read the metric value
P MU	In put	Cores	Int eger	"[0-12]" or "1,2,3"	5.8.1 inte l_p mu	The list of CPU core(s) to be provided as input by the user for which the corresponding metrics are required	N one	None		Configuration input in the plugin .conf file
P MU	In put	Confi- gura- tion In- terval	Int eger	1 or 10	5.8 inte l_p mu	The interval in seconds at which the metrics need to be collected	N one	None		Configuration input in the plugin .conf file
P MU	In put	Rep- ort Har- dware Cac- he Eve- nts	Bo ole an	true/false	5.8 inte l_p mu	Report hardware CPU cache events, list in comments	N one	None		L1-dcache-loads, L1-dcache-load-misses, L1-dcache-stores, L1-dcache-store-misses, L1-dcache-prefetches, L1-dcache-prefetch-misses, L1-icache-loads, L1-icache-load-misses, L1-icache-prefetches, L1-icache-prefetch-misses, LLC-loads, LLC-load-misses, LLC-stores, LLC-store-misses, LLC-prefetches, LLC-prefetch-misses, dTLB-loads, dTLB-load-misses, dTLB-stores, dTLB-store-misses, dTLB-prefetches, dTLB-prefetch-misses, iTLB-loads, iTLB-load-misses, branch-loads, branch-load-misses
P MU	In put	Rep- ort Ker- nel PM U Eve- nts	Bo ole an	true/false	5.8 inte l_p mu	Report generalized hardware CPU events. Not all of these are available on all platforms. List in comments.	N one	None		cpu-cycles, instructions, cache-references, cache-misses, branches, branch-misses, bus-cycles
P MU	In put	Rep- ort Soft- ware Eve- nts	Bo ole an	true/false	5.8 inte l_p mu	Software events provided by the kernel. List in comments.	N one	None		cpu-clock, task-clock, context-switches, cpu-migrations, page-faults, minor-faults, major-faults, alignment-faults, emulation-faults
P MU	In put	Eve- nt List	St ring	"pmu- events /Genuine Intel-6- 55-core. json"	5.8 inte l_p mu	Path to file with custom hardware events. The should contain description and definition for events available for given CPU type.	N one	File should be valid for supported CPU type.		Valid file for current CPU type can be obtained with use of event_download tool: <a href="https://raw.githubusercontent.com/andikleen/pmu-tools/master/event_download.py">https://raw.githubusercontent.com/andikleen/pmu-tools/master/event_download.py</a>

PMU	Input	Hardware Events	String	L2_RQS TS. CODE_ RD_HIT, L2_RQS TS. CODE_ RD_MISS	5.8	int te l_ p mu	Custom hardware events for given CPU type. Names of events must be available in "Event List" json file.	event en t_ do w nl oa d. py to ol	No		If there are more events than counters, the kernel uses time multiplexing. With multiplexing, at the end of the run, the counter is scaled basing on total time enabled vs time running.
-----	-------	-----------------	--------	---------------------------------------------------------------------	-----	----------------------------	---------------------------------------------------------------------------------------------------------	------------------------------------------------------------------	----	--	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

## Sub-sections:

[PMU plugin High Level Design](#)

[Intel PMU Executed Tests](#)

[Intel PMU Performance considerations](#)