

O-RAN.WG6.AAL-GAnP-v01.00

Technical Specification

O-RAN Acceleration Abstraction Layer General Aspects and Principles

Copyright © 2021 by O-RAN ALLIANCE e.V.

By using, accessing or downloading any part of this O-RAN specification document, including by copying, saving, distributing, displaying or preparing derivatives of, you agree to be and are bound to the terms of the O-RAN Adopter License Agreement contained in the Annex ZZZ of this specification. All other rights reserved.

O-RAN ALLIANCE e.V. Buschkauler Weg 27, 53347 Alfter, Germany Register of Associations, Bonn VR 11238 VAT ID DE321720189



1 Revision History

Date	Revision	Author	Description
2020.06.24	0.01.00.01	Niall Power (Intel) First draft of O-RAN O-Cloud AAL C Aspects and Principles Specification	
2020.08.16	0.01.00.02	Various Updated AAL Definitions and restructure architecture and configuration sections.	
2020.10.23	0.01.00.03	Lopamudra Kundu (Nvidia)	5G eMBB PHY Layer channels used for AAL Profile definitions for an O-DU AAL Profile, chapter 5 O-DU AAL Inline profiles
		Niall Power (Intel)	AAL O-DU PUSCH and PDSCH FEC Profiles added to chapter 5 Acceleration Manager Chapter 3
		Arjun Nanjundappa (Mavenir Systems)	O-DU AAL profiles for mMTC (NB-IOT)
2020.10.29	0.01.00.04	Various	Updated from Review



1 Contents

2

3	Revision History	2
4	Table of Figures	4
5 6 7 8 9 10	Chapter 1.Introduction1.1Scope of this document1.2References1.3Definitions and Abbreviations1.3.1Definitions1.3.2Abbreviations	
11 12 13 14 15 16 17 18 19 20	Chapter 2.General Aspects2.1Hardware Acceleration2.2AAL Architecture2.2.1AAL Deployed in Cloud environments2.3AAL Interface Specification Objectives2.4Scope of the AALI2.5General Interface Principles2.6Relationship with Standards2.6.1Relationship with ETSI	
21 22 23	Chapter 3.HW Accelerator Manager General Principles and Requirements3.1HW Accelerator Manager Requirements3.1.1Lifecycle Management	
24 25 26	Chapter 4.AALI Configuration and Management Principles4.1AALI Common Functions4.1.1AAL Initialization and Configuration Procedures	
27 28 29 30 31 32	Chapter 5.AAL Profiles	24 24 24 28 32 50
 33 34 35 36 37 38 39 40 41 42 42 42 	Annex ZZZ: O-RAN Adopter License Agreement	51 51 51 52 52 52 52 52 53 53 53 53 53
43 44 45	Section 10: BINDING ON AFFILIATES	



Table of Figures

2	Figure 2.1 Example illustration of the effect of hardware acceleration on functional compute performance	8
3	Figure 2.2 High Level AAL Architecture Diagram	9
4	Figure 2.3 AAL Component Relationship and Cardinality	10
5	Figure 2.4 Accelerator APIs/Libraries in Container and Virtual Machine Implementations	10
6	Figure 2.5 AAL Specification Scope	11
7	Figure 2.6. Logical Representation of AAL support for multiple devices	12
8	Figure 2.7. AAL look-aside acceleration model	13
9	Figure 2.8. AAL inline acceleration model	13
10	Figure 2.9. User plane dataflow paths in look-aside and inline acceleration architectures	14
11	Figure 3.1 Example O-Cloud Platform and Hardware	15
12	Figure 4.1 AALI Common and profile APIs	17
13	Figure 4.2 Basic mapping of AAL Device to O-RAN Cloudified NF	18
14	Figure 4.3 AAL Device mapping example showing multiple application support	18
15	Figure 4.4 Device mapping example showing multiple device support	19
16	Figure 4.5 AAL Device mapping showing multiple Queue support	19
17	Figure 4.6 AAL Device Mapping example showing multi-function support	20
18	Figure 5.1 O-DU PHY processing blocks for 5G NR Downlink	24
19	Figure 5.2 O-DU PHY processing blocks for 5G NR Uplink	26
20	Figure 5.3 O-DU PHY processing blocks for mMTC Downlink	29
21	Figure 5.4 O-DU PHY processing blocks for mMTC Uplink	31
22	Figure 5.5 AAL_PDSCH_FEC Profile	33
23	Figure 5.6 AAL_PDSCH_HIGH-PHY Profile	34
24	Figure 5.7 AAL_PDCCH_HIGH-PHY Profile	35
25	Figure 5.8 AAL_PBCH_HIGH-PHY Profile	36
26	Figure 5.9 AAL_CSI-RS_HIGH-PHY Profile	37
27	Figure 5.10 AAL_PT-RS-DL_HIGH-PHY Profile	38
28	Figure 5.11 AAL_PUSCH_FEC Profile	39
29	Figure 5.12 AAL_PUSCH_HIGH-PHY Profile	40
30	Figure 5.13 AAL_PUCCH_HIGH-PHY Profile (PUCCH format 0)	41
31	Figure 5.14 AAL_PUCCH_HIGH-PHY Profile (PUCCH format 1)	42
32	Figure 5.15 AAL_PUCCH_HIGH-PHY Profile (PUCCH format 2/3/4)	43
33	Figure 5.16 AAL_PRACH_HIGH-PHY Profile	44
34	Figure 5.17 AAL_SRS_HIGH-PHY Profile	45
35	Figure 5.18 AAL_PT-RS-UL_HIGH-PHY profile	46
36	Figure 5.19 AAL_NPDSCH_FEC Profile	47
37	Figure 5.20 AAL_NPDCCH_FEC Profile	48
38	Figure 5.21 AAL_NPBCH_FEC Profile	49
39	Figure 5.22 AAL_NPUSCH_FEC Profile	50
10		



¹ Chapter 1. Introduction

2 1.1 Scope of this document

3 This Technical Specification has been produced by the O-RAN.org.

The contents of the present document are subject to continuing work within O-RAN WG6 and may change following formal O-RAN approval. Should the O-RAN.org modify the contents of the present document, it will be re-released by O-RAN ALLIANCE with an identifying change of release date and an increase in version number as follows:

- 7 Release x.y.z
- 8 where:

12

13

- 9 x the first digit is incremented for all changes of substance, i.e. technical enhancements, corrections, updates, 10 etc. (the initial approved document will have x=01).
- 11 y the second digit is incremented when editorial only changes have been incorporated in the document.
 - z the third digit included only in working versions of the document indicating incremental changes during the editing process.

This document defines O-RAN O-Cloud hardware accelerator interface functions and protocols for the O-RAN AAL interface. The document studies the functions conveyed over the interface, including configuration and management functions, procedures, operations and corresponding solutions, and identifies existing standards and industry work that

17 can serve as a basis for O-RAN work.

18 1.2 References

19 The following documents contain provisions which, through reference in this text, constitute provisions of the present 20 document.

- References are either specific (identified by date of publication, edition number, version number, etc.) or
 non-specific.
- 23 For a specific reference, subsequent revisions do not apply.
- For a non-specific reference, the latest version applies.
- For a non-specific reference, the latest version applies. In the case of a reference to a 3GPP document (including a GSM document), a non-specific reference implicitly refers to the latest version of that document in Release 15.

27

- 28 [1] O-RAN WG1 Architecture Description
- 29 [2] O-RAN WG1 OAM Architecture
- 30 [3] O-RAN WG6 Cloud Architecture and Deployment Scenarios
- 31 [4] ETSI GS NFV-IFA 002 v2.4.1 NFV Acceleration Technologies; VNF Interfaces Specification
- [5] <u>ETSI GS NFV-IFA 019</u> NFV Acceleration Technologies; Acceleration Resource Management Interface
 Specification
- 34 [6] <u>5G; NR; Physical Channels and Modulation 3GPP TS 38.211 v15.2.0 Release 15</u>
- 35 [7] <u>5G; NR; Multiplexing and Channel Coding 3GPP TS 38.212 v15.2.0 Release 15</u>
- 36 [8] LTE; E-UTRA Physical Channels and Modulation 3GPP TS 36.211 v15.2.0 Release 15
- 37 [9] LTE; E-UTRA Multiplexing and Channel Coding 3GPP TS36.212 v15.2.1 Release 15
- 38 [10] <u>ETSI_GS_NFV-IFA_004</u> NFV Acceleration Technologies; Management Aspects Specification
- 39 [11] <u>Vocabulary for 3GPP Specifications (TR21.905)</u>

Your use is subject to the terms of the O-RAN Adopter License Agreement in the Annex ZZZ.



1 1.3 Definitions and Abbreviations

2 1.3.1 Definitions

- For the purpose of this document the terms and definitions given in ETSI GS NFV-IFA 002 [4], ETSI GS NFV-IFA
 004 [10] and the following apply:
- Hardware Accelerator specialized HW implementation that can perform some compute, offloaded from the General Purpose Processor
- 7 NOTE: Examples of Hardware Accelerators include ASIC, FPGA, DSP and GPU.
- 8 Acceleration Abstraction Layer Interface (AALI) is a programming API and information models between an 9 application and a Hardware Accelerator within an O-Cloud instance.
- AAL Implementation is a realization of an AAL interface including but not limited to the software libraries, drivers and
 Hardware Accelerator
- Accelerated Function is a workload building block that a Hardware Accelerator processes on behalf of an application within an O-RAN Cloudified Network Function
- AAL Profile specifies a set of Accelerated Functions that a Hardware Accelerator processes on behalf of an application within an O-RAN Cloudified Network Function. The AAL Profile APIs are a subset of the AALI that supports a specific set of Accelerated Functions defined by the AAL Profile.
- An Operation is the action applied to input data which is processed in an AAL device producing output data based on the AAL profile supported by the AAL device.
- 19 AAL Device is a logical device which is part of the AAL that maps to a logical instance of a HW Accelerator.
- 20 An AAL Device maps to a single HW Accelerator
- A HW Accelerator may support 1 to N AAL Devices
- Each AAL Device shares the resources of the associated HW Accelerator with other AAL device(s) mapped to
 the same HW Accelerator.
- Mapping of HW Accelerator resources to AAL Devices shall be configurable from O2 interface
- An AAL Device is associated with a single process address space and is not shared between multiple process
 address spaces
- An AAL Device contains 1 to M Queue IDs/Compute IDs
- An AAL Device may support more than one AAL profile
- AAL Device ID is a unique index used to designate the AAL device in all functions exported by the AAL.
- AAL Queue is part of the AAL and is defined as an abstract construct that is used by the AAL to group operations together and may access specific resources (compute, I/O) of an AAL Device.
- From the application point of view, each instance of an AAL device consists of one or more AAL queues
- While an AAL device may support multiple AAL profiles, an AAL queue supports only one type of AAL profile
- AAL Queue optionally also supports priority, allowing the application/network function to schedule jobs of different priorities to the AAL Device
- 36 NOTE:
- An AAL queue can be used by an application/network function to share AAL Device resources between
 threads/cores belonging to the same process address space
- An application/network function may use multiple AAL queues to access different AAL profiles supported by an AAL Device
- 41 AAL Queue ID is a unique index used to designate the AAL Queue in function exported by the AAL.
- 42 NOTE: An AAL Queue or an AAL Queue ID does not reflect a HW design or an AAL Implementation specification



HW Accelerator Manager is an acceleration management function, that provides management capabilities for the HW Accelerator(s) in the O-Cloud Node. Management capabilities include lifecycle management, configuration, updates/upgrades and failure handling.

4

5 1.3.2 Abbreviations

For the purposes of the present document, the abbreviations given in 3GPP TR 21.905 [11] and the following apply. An
abbreviation defined in the present document takes precedence over the definition of the same abbreviation, if any, in
3GPP TR 21.905 [11].

9		
10	AF	Accelerated Function
11	AAL	Acceleration Abstraction Layer
12	AALI	Acceleration Abstraction Layer Interface
13	CNF	Cloudified Network Function
14	FCAPS	Fault, Configuration, Accounting, Performance, Security
15	FEC	Forward Error Correction
16	MANO	Management and Orchestration
17	MnS	Management Service
18	MOC	Managed Object Class
19	MOI	Managed Object Instance
20	ONAP	Open Network Automation Platform
21	O-RAN	Open Radio Access Network
22	OSM	Open Source Mano
23	RAN	Radio Access Network
24	SMO	Service Management and Orchestration
25	TR	Technical Report
26	TS	Technical Specification
27	VNF	Virtual Network Function



¹ Chapter 2. General Aspects

2 2.1 Hardware Acceleration

3 In the design of digital computing systems, ranging from general-purpose processors to fully customized hardware, there is a tradeoff between flexibility and efficiency, with efficiency increasing by orders of magnitude when any given 4 5 application is implemented in hardware. The range of implementation options includes general-purpose processors such as CPUs, more specialized processors such as GPUs, functions implemented on field-programmable gate arrays 6 (FPGAs), and fixed-functions implemented on application-specific integrated circuits (ASICs). Hardware accelerator is 7 8 a specialized HW implementation that can perform some pre-defined work offloaded from the General-Purpose 9 Processor. Any transformation of data or routine that can be computed, can be calculated purely in software running on 10 a generic CPU, purely in a custom-made hardware, or using a combination of both. The implementation of computing 11 tasks in hardware to reduce latency and to increase throughput is known as hardware acceleration. The hardware 12 acceleration is implemented in the form of lookaside or inline mode where in the former case, the host CPU invokes an 13 accelerator for data processing and receives the result after processing is complete, while in the latter case, the host 14 CPU, after invoking an accelerator for data processing, does not necessarily retrieve the post processed data. The 15 principle of hardware acceleration and functional offloading is illustrated in

Figure 2.1, allowing the application to offload workload to a hardware accelerator and to continue performing other
 work in parallel- this could be to continue to execute other software tasks in parallel or to sleep and wait for the
 accelerator hardware to complete. The hardware acceleration boosts application performance in environments with

19 compute-intensive, deeply pipelined, massively parallel operations as shown in Figure 2.1. This model requires the API

20 to support two operations, one for initiating the offload and another for retrieving the operation once complete.



21 22



24 2.2 AAL Architecture

The goal of the AAL is to specify a common and consistent interface for HW Device accelerators to the applications which facilitates decoupling of an application, e.g. O-RAN Cloudified Network Function, from a specific HW

Accelerator device implementation. In order to accommodate the many different combinations of HW and SW

implementation and also many different network deployment scenarios, the AAL introduces the concept of an AAL

29 profile which is used to distinguish between the different combinations of accelerated functions to be offloaded. The

30 high-level AAL architecture block diagram is shown in Figure 2.2.





Figure 2.2 High Level AAL Architecture Diagram

Figure 2.3 AAL Component Relationship and Cardinality shows the relationship and cardinality between the
 components that constitute the AAL architecture.





Figure 2.3 AAL Component Relationship and Cardinality

3 2.2.1 AAL Deployed in Cloud environments



4 5

1 2



6 The AAL specification shall define the AAL interface and the profiles that may be supported by that interface. The

7 AAL interface is the application interface the O-RAN Cloudified Network Functions shall use to access the underlying

8 HW Device Accelerator. In Figure 2.4 Accelerator APIs/Libraries in Container and Virtual Machine Implementations 9 two deployment scenarios are shown, one with Containers and the other with Virtual Machines. In both instances the

AALI is the interface between the Network Function application and the HW Accelerators that are exposed to the

11 Network Function application.

12 Figure 2.4 Accelerator APIs/Libraries in Container and Virtual Machine Implementationsalso shows the O-Cloud

- 13 Infrastructure Management Services and Accelerator management. The AAL Specification shall define the
- 14 requirements for managing the hardware accelerator in the O-Cloud instance. The orchestration of the HW Accelerator
- 15 Manager is outside the scope of the AAL and shall be specified in the ORAN WG6 O2 specification.

16 2.3 AAL Interface Specification Objectives

17 The AAL interface specification facilitates the following:



Deployment of O-RAN Cloudified Network Functions with O-Cloud HW Accelerators from different manufacturers. 1

2.4 Scope of the AALI 2

- 3 The AAL specification shall define the AALI – the interface between the application and hardware accelerator in the O-
- 4 Cloud instance. This include the APIs and information models used by the application to interface with the AAL
- implementation. The AALI implementation itself shall not be defined by the AAL specification and is up to individual 5
- vendors to realize and can be implementation specific. ETSI GS NFV-IFA 002 [5] defines several abstraction models 6 7
- including pass through and abstracted models that can be used to realize an AAL implementation.



8 9

Figure 2.5 AAL Specification Scope

General Interface Principles 2.5 10

2.5.1 Generic Principles 11

2.5.1.1 Extensibility 12

13 O-RAN has defined the functions that can be accelerated by the cloud platform based on 3GPP specifications and O-RAN 14 deployment scenarios. However, the AAL API should not limit innovation of future implementations and should evolve as the specification requires. In this way, the API shall be extensible to accommodate future revisions of the specification. 15

2.5.1.2 HW Independence 16

17 An AAL profile API should be independent of the underlying HW.

2.5.1.3Interrupt and Poll Mode 18

19 The API shall allow multiple design choices for application vendors and shall not preclude a vendor from adopting an 20 interrupt-driven design or poll-mode design or any combination of both. As such, the API shall support both interrupt 21 mode, poll mode and any combination of interrupt and poll modes for the data-path application interface.





2.5.1.4 **Discovery and Configuration** 1

2 The API shall support application software to discover and configure the AAL Device. The API shall allow an application to discover what physical resources have been assigned to it from the upper layers and then to configure said resources 3 4 for offload operations.

2.5.1.5 Multiple Device Support 5

- 6 There may be scenarios where multiple AAL Devices (either implementing the same AAL profile or different) are
- assigned to a single application, which uses one or more of these AAL Devices as needed. The AAL shall support an 7
- 8 application using one or more AAL Devices at the same time, as shown in Figure 2.6



9 10

11

Figure 2.6. Logical Representation of AAL support for multiple devices

2.5.1.6AAL offload capabilities 12

The AAL in supporting different implementations shall support different offload architectures including look-aside, 13 inline, and any combination of both. 14

2.5.1.7 Look-aside Acceleration Model 15

16 The AALI shall support look-aside acceleration model where the host CPU invokes an accelerator for data processing

17 and receives the result after processing is complete. A look-aside architecture, illustrated in Figure 2.7, allows the

18 application to offload work to a hardware accelerator and continue to perform other work in parallel-this could be to

19 continue to execute other software tasks in parallel or to sleep and wait for the accelerator hardware to complete. This model requires the AALI to support two operations, one for initiating the offload and another for retrieving the

20 21 operation once complete.





$\frac{1}{2}$

Figure 2.7. AAL look-aside acceleration model

3 2.5.1.8 Inline Acceleration Model

4 The AALI shall support inline acceleration model where acceleration by function and I/O-based acceleration are 5 performed on the physical interface as the packet ingresses/egresses the platform. Figure 2.8. AAL inline acceleration

6 model shows one possible implementation of an inline acceleration model.



7 8

Figure 2.8. AAL inline acceleration model

9 In Figure 2.8. AAL inline acceleration model, "Tx" refers to the transmission of the data from the acceleration device to 10 an Ethernet interface, while "Rx" refers to the reception of data from the Ethernet interface to the acceleration device.

11 While the look-aside architecture (in DL) shall support dataflow from the CPU to the accelerator and back to the CPU

12 before being sent to the front-haul interface, the inline architecture (in DL) shall support data flow from the CPU to the

13 accelerator and directly from the accelerator to the front-haul interface, instead of being sent back to the CPU. The typical

14 user plane data flows for accelerating the O-DU high-PHY functions for the look-aside and inline architectures are as

15 follows.

- 16 Look-aside architecture user plane dataflow
- 17 CPU \leftrightarrow accelerator \leftrightarrow CPU \leftrightarrow front-haul: for a set of consecutive PHY functions offload (e.g., FEC)
- 18 $CPU \leftrightarrow accelerator \leftrightarrow CPU \leftrightarrow accelerator \leftrightarrow ... \leftrightarrow CPU \leftrightarrow front-haul: for a set of non-consecutive PHY functions offload$



- 1 Inline architecture user plane dataflow
- 2 CPU \leftrightarrow accelerator \leftrightarrow front-haul: for a set of consecutive PHY functions offload (up to the end of the PHY pipeline)

Figure 2.9 illustrates one possible implementation of the look-aside and inline architectures. While a set of PHY-layer functions are offloaded to the accelerator hardware for look-aside acceleration, the entire end-to-end high PHY pipeline

5 is offloaded to the accelerator for inline acceleration.



6 7

Figure 2.9. User plane dataflow paths in look-aside and inline acceleration architectures.

8 2.5.1.9 API Concurrency and Parallelism

9 To enable greater flexibility and design choice by application vendors, the AAL shall support multi-threading 10 environment allowing an application to offload acceleration requests in parallel from several threads.

11 2.6 Relationship with Standards

12 The O-RAN AAL interface shall leverage existing standards wherever possible.

13 2.6.1 Relationship with ETSI

- 14 In [4,5,10], ETSI has specified a generic acceleration and abstraction model as well as acceleration resource
- 15 management that have served as the basis of this specification. This specification consistently complements the
- 16 aforementioned ETSI specifications and provides guidance on practical implementation of the concepts introduced in
- 17 ETSI specifications on NFV acceleration interfaces.



Chapter 3.HW Accelerator Manager General Principles and Requirements

3 The HW Accelerator Manager is part of the O-Cloud platform management, it is responsible for the lifecycle

management, configuration, updates/upgrades and error handling of the HW Accelerator(s) that are part of the Cloud
 Platform Hardware. The purpose of the HW Accelerator Manager is to define the standard common management

6 methods and interfaces that a HW Accelerator(s) in an O-Cloud Node should support.



7 8

Figure 3.1 Example O-Cloud Platform and Hardware

9 3.1 HW Accelerator Manager Requirements

10 3.1.1 Lifecycle Management

11 The HW Accelerator Manager shall provide lifecycle management as described in ETSI NFV Acceleration

12 Technologies; Management Aspect Specification [6] for the HW Accelerator(s) on the O-Cloud node. The HW

13 Accelerator Manager shall provide local management functions within the O-Cloud Node. The AAL Specification will

14 define what interfaces to use when exposing these management functions to the O-Cloud IMS. In addition, the

15 following functions may be supported by the HW Accelerator Manager.

16 3.1.1.1 Updates/Upgrades

17 The HW Accelerator Manager shall allow the update and/or upgrade of a HW Accelerator on the O-Cloud node. An 18 example of this includes the programming or re-programming of an FPGA image or driver updates. Updates/Upgrades 19 can be done locally or remotely.

20 3.1.1.2 Configuration

The HW Accelerator Manager shall allow the configuration of the HW Accelerator as prescribed by the SMO through the O2 interface. The configuration of the HW Accelerator Manager may include HW Accelerator resource assignment

the O2 interface. The configuration of the HW Accelerator Manager may inclu to AAL Devices, AAL Queues and/or Cloudified Network Functions.



1 3.1.1.3 HW Accelerator Manager Monitoring

2 3.1.1.3.1 Fault Monitoring

HW Accelerator Manager shall process HW Accelerator Events at O-Cloud node and take appropriate action. For
 example, an error interrupt event could result in resetting shared hardware accelerator resources.

HW Accelerator Manager should expose relevant events or state changes to the Notification Subscription Framework
 Section 5.4.5 from [3].

SMO or other external entities can subscribe to HW Accelerator Manager events via the Notification Subscription
 Framework.

9 3.1.1.3.2 Performance Monitoring

Analytics such as throughput, latency, etc. may be measured and analyzed at the application layer (user space) in order
 to monitor the performance of the HW Accelerator. The details of such functions are for further study.



¹ Chapter 4.AALI Configuration and Management Principles

The AAL interface has two distinct parts, the first a set of common methods ('AAL Common') which allows an
application to query and identify the available AAL profiles that the underlying cloud platform offers and configure
them for application use.

5 The second is the AAL Profile APIs which are specific to each defined AAL profile. The AAL profile shall be common 6 across the HW Accelerators accelerating the same set of functions. It enables the applications to be able to efficiently

7 offload the accelerated workload process to HW Accelerators in a consistent way without requiring them to know every

8 single detail of the accelerators. Figure 4.1 shows examples of the AALI APIs presented to an application in three

9 different scenarios.



10 11

Figure 4.1 AALI Common and profile APIs

12 4.1 AALI Common Functions

The AAL specification consists of a common initialization and configuration section and multiple profile APIspecifications.

- 15 Note: A Network Function may choose to use one or more AAL profiles as part of its implementation.
- 16 The AAL initialization and configuration are done on a per AAL Device basis. That is, for each AAL Device that is 17 assigned to the NF, the NF shall initialize and configure each AAL Device that is assigned to it.

18 4.1.1 AAL Initialization and Configuration Procedures

19 4.1.1.1 AAL Device Management

20 This section discusses the AAL logical and abstract representations presented to applications using the AAL interface.

21 An AAL Device should not be confused with a HW Device.

22 4.1.1.2 AAL Device Identification & Representation

- 23 Within a process address space each AAL Device is uniquely designated by two identifiers:
- A unique AAL Device ID used to designate the AAL Device in all functions exported by the AAL API.
- A device name used to designate the AAL Device in console messages, for administration or debugging purposes.

Depending on HW design and implementation choice, a HW Accelerator may want to accelerate multiple profiles or offer support for sharing HW Accelerator resources between multiple threads, processes, VMs, PODs. For this reason, a second abstract identifier known as AAL Queue ID is required to

- 30 distinguish between multiple supported AAL profiles per AAL Device
- 31 prioritize access to AAL Device resources
- 32 group operation requests



1 • Allow parallel access through AALI for multiple threads

As an abstract identifier, an AAL Queue or AAL Queue ID does not reflect a HW design specification or requirement
 but an AAL interface specification.

- 4 4.1.1.2.1 Example AAL Device Mapping
- 5 The following Section contains example deployments mapping AAL Devices to Applications / O-RAN Cloudified
- 6 Network Functions



7 8

Figure 4.2 Basic mapping of AAL Device to O-RAN Cloudified NF

9 Figure 4.2 Basic mapping of AAL Device to O-RAN Cloudified NF example shows a simple deployment with a HW

10 Accelerator supporting a single AAL Device which exposes a single AAL Queue for the application to use.



11 12

Figure 4.3 AAL Device mapping example showing multiple application support

- 13 Figure 4.3 example shows the AAL supporting multiple applications with a single HW Accelerator. The HW
- 14 Accelerator exposes multiple VFs through SRIOV. Each VF maps to an instance of an AAL Device. Each Application
- 15 is assigned a single AAL Device (VF) and all AAL Devices share the resources of the underlying HW Accelerator.





Figure 4.4 Device mapping example showing multiple device support

- 3 Figure 4.4 example shows the AAL supporting an Application that is used by multiple HW Accelerators. In this case, a
- 4 cloud platform contains multiple HW Accelerators, each HW Accelerator being exposed to the application as an AAL
- 5 Device.



6

7

Figure 4.5 AAL Device mapping showing multiple Queue support

Figure 4.5 example shows the AAL Device supporting multiple AAL Queues which are used by an application in
multiple threads – allowing the application to avoid locking when exercising the AAL interface.







Figure 4.6 AAL Device Mapping example showing multi-function support

Figure 4.6 example shows the AAL accommodating a HW Accelerator that supports multiple AAL profiles. In this case application accesses the different profiles using the AAL Queue ID in the AALI.

5 4.1.1.3 AAL Device Configuration

- Configuration of an AAL Device has two different levels: configuration that applies to the whole AAL Device, and
 configuration that applies to a single AAL Queue.
- 8 Note that, although all AAL Queues on an AAL Device support same capabilities, they can be configured differently
- and will then behave differently. This section details the AAL Device configuration which includes the following
 operations:
- 11 Allocation of resources, AAL Queues.
- 12 Resetting the AAL Device into a well-known default state.
- 13 Initialization of statistics counters.
- 14

15 The below sequence diagram shows the high-level initialization and configuration procedure for the AALI.







2

3 4.1.1.4 Device and Queue management

4 After initialization, AAL Devices are in a stopped state, so must be started by the application. If an application is

finished using an AAL Device, it can close the AAL Device. Once closed, it cannot be restarted. By default, all AAL
Queues are started when the AAL Device is started, but they can be stopped individually.

Queues are started when the AAL Device is started, but they can be stopped individu





2 Note

3 The above sequence diagrams refer to the AAL Device and AAL queue operations. An AAL Device may not directly 4 correspond to a HW Accelerator as an AAL Device may only represent a set of resources of the HW Accelerator. In this 5 case an operation (start, stop etc..) on an AAL Device may not actually translate to a HW Accelerator operation - it is abstracted by the AAL and implementation specific.

6

4.1.1.5 Statistics 7

8 The AALI shall provide an O-RAN Cloudified NF with general statistics upon request. Statistics may include but not 9 limited to operation counts and error counts.

4.1.1.6 Memory Management 10

O-RAN network functions (O-DU, O-CU, etc.) will be responsible for input, output and operation structure memory 11

12 allocation and freeing, using AAL defined memory management functions. All other application memory is not 13 required to use the AAL memory management functions.



- Device Drivers are free to manage their own internal memory, DMA implementation as needed, the AAL specification
 does not add any memory requirements to device driver.
- 3 Each AAL Profile shall define its own memory requirements and implement its own memory backing if needed.
- 4 Each AAL Profile may define its own operation structure memory allocation if needed.

5 4.1.1.7 Run Time Configurations

6 Operations are requested to the AAL Device to perform specific HW Accelerated Function(s). Each operation shall be 7 represented by an operation struct that shall define all necessary metadata, configurations and information required for

8 the operation to be processed on an AAL Device. The operation structs shall define the operation type to be performed,

9 including an operation status and reference to the AAL Profile specific operation data which can vary in size and

- 10 content depending on the AAL profile. Each AAL profile shall define its own operation structure for its specific
- 11 functions.
- 12
- 13



1 Chapter 5.AAL Profiles

2 An AAL profile specifies a set of Accelerated Functions that a Hardware Accelerator processes on behalf of an

application within an O-RAN Cloudified Network Function (e.g. O-DU, O-CU etc.). Accordingly, AAL profiles can be

categorized as O-DU AAL profiles, O-CU AAL profiles and so on. The following sections describe these different
 AAL profile categories in further details.

6 5.1 O-DU AAL Profiles

7 An O-DU AAL profile can specify a set of Accelerated Functions within the O-DU protocol stack. These functions may

8 belong to a single layer (e.g., PHY) or span across multiple layers (e.g., PHY and MAC) within O-DU. The current O-

9 DU AAL profiles being studied by O-RAN WG6 are focusing on Accelerated Functions from PHY layer of O-DU.

10 5.1.1 O-DU Protocol Stack Reference

Figure 5.1 illustrates the building blocks for processing various O-DU PHY layer Downlink (DL) channels and signals (with 7.2-x functional split between O-DU and O-RU) defined by 3GPP in [6] & [7] as part of 5G NR specification.



13 14

Figure 5.1 O-DU PHY processing blocks for 5G NR Downlink

- 15 The O-DU PHY layer in downlink consists of the following physical channels and reference signals:
- 16 Physical Downlink Shared Channel (PDSCH) and associated Demodulation Reference Signal (PDSCH DM-RS).
- 17 Physical Downlink Control Channel (PDCCH) and associated Demodulation Reference Signal (PDCCH DM-RS).
- 18 Synchronization Signal Block (SSB) consisting of
- 19 o Physical Broadcast Channel (PBCH) and associated DMRS (PBCH DM-RS).
- 20 o Primary Synchronization Signal (PSS).
- 21 o Secondary Synchronization Signal (SSS).
- 22 Channel State Information-Reference Signal (CSI-RS) and Tracking Reference Signal (TRS).



- 1 Phase Tracking Reference Signal (PT-RS) for DL.
- The downlink physical channels (PDSCH, PDCCH, PBCH) carry information originating from higher layers (i.e. layer
 2 and above).
- The downlink physical layer processing of data channel (PDSCH) carrying transport blocks consists of the following
 steps:
- TB CRC attachment: Error detection is provided on each transport block (TB) through a Cyclic Redundancy Check
 (CRC). Refer to Subclause 7.2.1 in [7] for details.
- 8 CB segmentation and CRC attachment: The transport block is segmented when it exceeds the code block (CB) size
- 9 specified by 3GPP [7]. Code block segmentation and code block CRC attachment are performed according to
 10 Subclauses 7.2.3 and 5.2.2 of [7].
- 11 LDPC encoding: Refer to Subclauses 7.2.4 and 5.3.2 in [7] for details.
- 12 Rate matching: Refer to Subclauses 7.2.5 and 5.4.2 in [7] for details.
- 13 CB concatenation: Refer to Subclauses 7.2.6 and 5.5 in [7] for details.
- 14 Scrambling: Refer to Subclause 7.3.1.1 in [6] for details.
- 15 Modulation: Refer to Subclause 7.3.1.2 in [6] for details.
- 16 Layer mapping: Refer to Subclause 7.3.1.3 in [6] for details.
- 17 RE mapping: Refer to Subclause 7.3.1.5 and 7.3.1.6 in [6] for details on Resource Element (RE) mapping.
- The downlink physical layer processing of control channel (PDCCH) carrying Downlink Control Information (DCI)consists of the following steps:
- CRC attachment: Error detection is provided on DCI transmissions through a Cyclic Redundancy Check (CRC). Refer
 to Subclause 7.3.2 in [7] for details.
- 22 Polar encoding: Refer to Subclauses 7.3.3 and 5.3.1 in [7] for details.
- 23 Rate matching: Refer to Subclauses 7.3.4 and 5.4.1 in [7] for details.
- 24 Scrambling: Refer to Subclause 7.3.2.3 in [6] for details.
- 25 Modulation: Refer to Subclause 7.3.2.4 in [6] for details.
- 26 RE mapping: Refer to Subclause 7.3.2.5 in [6] for details.
- The downlink physical layer processing of broadcast channel (PBCH) carrying maximum one transport block consistsof the following steps:
- 29 PBCH payload generation: Refer to Subclause 7.1.1 in [7] for details.
- 30 Scrambling: Refer to Subclause 7.1.2 in [7] for details.
- 31 TB CRC attachment: Refer to Subclause 7.1.3 in [7] for details.
- 32 Polar encoding: Refer to Subclauses 7.1.4 and 5.3.1 in [7] for details.
- 33 Rate matching: Refer to Subclauses 7.1.5 and 5.4.1 in [7] for details.
- 34 Data scrambling: Refer to Subclause 7.3.3.1 in [6] for details.
- 35 Modulation: Refer to Subclause 7.3.3.2 in [6] for details.
- 36 RE mapping: Refer to Subclause 7.3.3.3 in [6] for details.
- The downlink physical signals (DM-RS, PSS, SSS, CSI-RS/TRS, PT-RS) correspond to a set of resource elements used by the physical layer but does not carry information originated from higher layers (i.e. layer 2 and above).



- Reference Signals (DM-RS, CSI-RS/TRS, PT-RS) and Synchronization Signals (PSS/SSS) are generated using the
 following steps:
- 3 Sequence Generation and Modulation: Refer to Subclauses 7.4.1.1.1 (PDSCH DM-RS), 7.4.1.3.1 (PDCCH DM-RS),
- 4 7.4.1.4.1 (PBCH DM-RS), 7.4.1.5.2 (CSI-RS/TRS), 7.4.1.2.1 (PT-RS), 7.4.2.2.1 (PSS) and 7.4.2.3.1 (SSS) in [6] for details.
- RE mapping: Refer to Subclauses 7.4.1.1.2 (PDSCH DM-RS), 7.4.1.3.2 (PDCCH DM-RS), 7.4.1.4.2 (PBCH DM-RS),
 7.4.1.5.3 (CSI-RS/TRS), 7.4.1.2.2 (PT-RS), 7.4.2.2.2 (PSS) and 7.4.2.3.2 (SSS) in [6] for details.
- 8 An O-DU AAL profile for 5G NR downlink shall specify a set of accelerated functions corresponding to one or more 9 than one physical downlink channel(s) and/or physical downlink signal(s).
- 10 In addition to the processing blocks mentioned above, each of these downlink physical channels/signals may include
- some additional functional blocks (e.g. precoding, IQ compression) which are implementation specific and may also
- 12 depend on system configurations/capabilities (for example, whether a O-DU is connected to a CAT-A/CAT-B O-RU).
- 13 Each of these physical channels/signals can be implemented with/without these optional functional blocks. The AALI
- shall expose to the application whether these functional blocks are supported or not within the AAL implementation.
- 15 Figure 5.2 illustrates the building blocks for processing various O-DU PHY layer Uplink (UL) channels and signals
- 16 (with 7.2-x functional split between O-DU and O-RU) defined by 3GPP [6] as part of 5G NR specification.
- 17

L2 +						
PUSCH UL data						
TB CRC check						
CB CRC + CB Desegmentation			PUCCH format 2/3/4			
LDPC decoding			CRC check			
Rate dematching			Polar/Block decoding			
CB Deconcatenation			Rate dematching	PRACH		
Descrambling			Descrambling	Preamble		
Demodulation		PUCCH format 1	Demodulation	detection + delay estimation		
IDFT for DFT-s- OFDM		UCI Demodulation	IDFT for DFT-s-OFDM	Peak search		
Channel equalization	PUCCH format 0 UCI	Channel equalization	Channel equalization	Noise estimation	SRS	PT-RS
Channel estimation	Sequence detection	Channel estimation	Channel estimation	Root sequence correlation	Channel estimation	Sequence detection
RE demapping	RE demapping	RE demapping	RE demapping	RE demapping	RE demapping	RE demapping
I decompression*	I IQ I decompression* I	IQ IQ I decompression* I	IQ decompression*	IQ I decompression* I	I IQ I decompression*	I IQ decompression*
O-RAN EH (7-2x lower laver split)						

Figure 5.2 O-DU PHY processing blocks for 5G NR Uplink

- 20 The O-DU PHY layer in uplink consists of the following physical channels and reference signals:
- 21 Physical Uplink Shared Channel (PUSCH).
- 22 Physical Uplink Control Channels (PUCCH) with formats 0/1/2/3/4.
- 23 Physical Random-Access Channel (PRACH).
- Sounding Reference Signal (SRS).
- 25 Phase Tracking Reference Signal (PT-RS) for UL.



- The uplink physical channels (PUSCH, PUCCH, PRACH) carry information originating from higher layers (i.e. layer 2 and above).
- The uplink physical layer processing of shared channel (PUSCH) carrying uplink data with or without Uplink Control
 Information (UCI) consists of the following steps at the receiver (O-DU):
- 5 RE de-mapping: Refer to Subclauses 6.3.1.6, 6.3.1.7 and 6.4.1.1.3 of [6] for details on RE mapping at the transmitter.
- 6 Channel estimation and equalization: up to O-DU implementation.
- Transform precoding (IDFT): optional, only required for DFT-s-OFDM waveform. Refer to Subclause 6.3.1.4 of [6] for
 details on transform precoding (if applicable) applied at the transmitter.
- 9 Demodulation: Refer to Subclause 6.3.1.2 in [6] for details on modulation applied at the transmitter.
- 10 Descrambling: Refer to Subclause 6.3.1.1 in [6] for details on scrambling applied at the transmitter.
- 11 CB de-concatenation: Refer to Subclause 6.2.6 in [7] for details on CB concatenation applied at the transmitter.
- 12 Rate de-matching: Refer to Subclause 6.2.5 in [7] for details on rate matching applied at the transmitter.
- 13 LDPC decoding: Refer to Subclause 6.2.4 in [7] for details on LDPC encoding applied at the transmitter.
- CB de-segmentation and CB CRC check: Refer to Subclause 6.2.3 in [7] for details on CB segmentation and CB CRC
 attachment applied at the transmitter.
- 16 TB CRC check: Refer to Subclause 6.2.1 in [7] for details on TB level CRC attachments applied at the transmitter.
- 17 The uplink physical layer processing for control channel (PUCCH) carrying UCI depends on PUCCH formats.
- 18 PUCCH format 0 processing consists of the following steps at the receiver (O-DU):
- 19 RE de-mapping: Refer to subclause 6.3.2.3.2 of [6] for details on RE mapping applied at the transmitter.
- 20 Sequence detection: The transmitted sequence (refer to Subclause 6.3.2.3 in [6] for details) is detected at O-DU using a
- non-coherent detector, since PUCCH format 0 does not carry any DM-RS. The detailed design is up to O-DU
 implementation.
- 23 PUCCH format 1 processing consists of the following steps at the receiver (O-DU):
- RE de-mapping: Refer to Subclauses 6.3.2.4.2 and 6.4.1.3.1.2 of [6] for details on RE mapping applied at the transmitter.
- 26 Channel estimation and equalization: up to O-DU implementation.
- 27 Demodulation: Refer to Subclause 6.3.2.4.1 in [6] for details on modulation applied at the transmitter.
- 28 PUCCH formats 2/3/4 processing consists of the following steps at the receiver (O-DU):
- RE de-mapping: Refer to Subclauses 6.3.2.5.3 and 6.4.1.3.2.2 (format 2); 6.3.2.6.5 and 6.4.1.3.3.2 (formats 3/4) of [6]
 for details on RE mapping applied at the transmitter.
- 31 Channel estimation and equalization: up to O-DU implementation.
- Transform precoding (IDFT): optional, only required for DFT-s-OFDM waveform. Refer to Subclause 6.3.2.6.4 of [6] for details on transform precoding (applicable for formats 3/4) applied at the transmitter.
- Demodulation: Refer to Subclause 6.3.2.5.2 (format 2) and 6.3.2.6.2 (formats 3/4) in [6] for details on modulation applied at the transmitter.
- Descrambling: Refer to Subclause 6.3.2.5.1 (format 2) and 6.3.2.6.1 (formats 3/4) in [6] for details on scrambling applied at the transmitter.
- 38 Rate de-matching: Refer to Subclause 6.3.1.4 in [7] for details on rate matching applied at the transmitter.
- 39 Polar/Block decoding: Refer to Subclause 6.3.1.3 in [7] for details on Polar/Block encoding applied at the transmitter.



- 1 CRC check: Refer to Subclause 6.3.1.2 in [7] for details on CRC attachment applied at the transmitter.
- 2 The uplink physical layer processing for random access channel (PRACH) carrying preamble consists of the following 3 steps at the receiver (O-DU):
- 4 RE de-mapping: Refer to Subclause 6.3.3.2 in [6] for details on RE mapping applied at the transmitter.
- Root sequence correlation: Perform correlation operation between root sequence and received signals. Refer to
 Subclause 6.3.3.1 in [6] for details on root sequence generation.
- 7 IFFT: perform the inverse Fast Fourier Transform (iFFT) operation on the received signal(s).
- 8 Noise estimation: perform the noise estimation operation.
- 9 Peak search: detect the peak for different root sequences.
- Preamble detection and Timing Advance (TA) or delay estimation: determine the preamble sequence(s) received andthe corresponding timing advance estimate(s).
- 12 The uplink physical signals (SRS, PT-RS) do not carry any information from the higher layers (i.e. layer 2 and above).
- 13 The Sounding Reference Signal (SRS) in uplink is received at O-DU using the following steps:
- 14 RE de-mapping: Refer to Subclauses 6.4.1.4.3 and 6.4.1.4.4 in [6] for details on RE mapping applied at the transmitter.
- 15 Sequence detection and Channel estimation: Up to O-DU implementation. Refer to 6.4.1.4.2 in [6] for details on SRS
- sequence generation at the transmitter. Channel condition in uplink is estimated at the O-DU based on the processing ofreceived SRS.
- 18 The Phase-Tracking Reference Signal (PT-RS) in uplink is received at the O-DU using the following steps:
- 19 RE de-mapping: Refer to Subclause 6.4.1.2.2 in [6] for details on RE mapping applied at the transmitter.
- 20 Sequence detection: Up to O-DU implementation. Refer to Subclause 6.4.1.2.1 in [6] for details on sequence generation 21 at the transmitter.
- An O-DU AAL profile for 5G NR uplink shall specify a set of accelerated functions corresponding to one or more than one physical uplink channel(s) and/or physical uplink signal(s).
- 24 In addition to the processing blocks mentioned above, each of these uplink physical channels/signals may include an
- 25 additional functional block, viz. IQ decompression, which is implementation specific and may depend on system
- 26 configuration/capability. Each of these physical channels/signals can be implemented with/without this optional
- functional block. The AALI shall expose to the application whether these functional blocks are supported or not within the AAL implementation.

29 5.1.2 O-DU Protocol Stack Reference for mMTC

- 30 Figure 5.3 illustrates the building blocks for processing various O-DU PHY layer Downlink (DL) channels and signals
- 31 (with 7.2-x functional split between O-DU and O-RU) defined by 3GPP in [8] & [9] as part of 4G/5G NR specification.



		L2+		
NPDSCH TB(s) TB CRC attachment		NPBCH TB PBCH payload generation		
Tail Biting Convolutional Coding	N PDCCH (DCI) CRC attachment	CRC attachment Tail Biting Convolutional		
Rate matching	Tail Biting	Coding		
CB concatenation	Coding	Rate Matching	NPSS/NSSS/	
Scrambling	Rate matching	Scrambling	NRS Sequence	NPRS/NWUS
Modulation	Scrambling	Modulation	Generation	Generation
Layer mapping	Modulation (QPSK)	Layer Mapping	Modulation	Modulation
Precoding*	Precoding*	Precod	ing*	Precoding*
RE mapping	RE mapping	RE map	oping	RE mapping
IQ compression*	IQ compression*	IQ compre	ession*	IQ compression*
	O-RAN FH (7	-2x lower layer spl	it)	

Figure 5.3 O-DU PHY processing blocks for mMTC Downlink

2

1

3 4

The O-DU PHY layer in downlink consists of the following physical channels and reference signals:

- 5 Narrow-band Physical Downlink Shared Channel (NPDSCH).
- 6 Narrow-band Physical Downlink Control Channel (NPDCCH).
- 7 Narrow-band Physical Broadcast Channel (NPBCH).
- 8 Narrow-band Primary Synchronization Signal (NPSS).
- 9 Narrow-band Secondary Synchronization Signal (NSSS).
- 10 Narrow-band Reference Signal (NRS) and Narrow-band Position Reference Signal (NPRS).
- 11 Narrow-band Wake-Up Signal (NWUS)
- The Narrow-band downlink physical channels (NPDSCH, NPDCCH, NPBCH) carry information originating from
 higher layers (i.e. layer 2 and above).
- The Narrow-band downlink physical layer processing of data channel (NPDSCH) carrying transport blocks consists ofthe following steps:
- TB CRC attachment: Error detection is provided on each transport block (TB) through a Cyclic Redundancy Check
 (CRC). Refer to Subclause 6.4 in [9] for details.
- 18 CRC attachment: CRC attachment is performed according to Subclauses 6.4 of [9]



- 1 Tail-biting Convolutional coding: Refer to Subclauses 6.2 and 5.1.3.1 in [9] for details.
- 2 Rate matching: Refer to Subclauses 6.4 in [9] for details.
- 3 Scrambling: Refer to Subclause 10.2.5.2 in [8] for details.
- 4 Modulation: Refer to Subclause 10.2.5.3 in [8] for details.
- 5 Layer mapping: Refer to Subclause 10.2.5.3in [8] for details.
- 6 RE mapping: Refer to Subclause 10.2.5.5in [8] for details on Resource Element (RE) mapping.
- The downlink physical layer processing of control channel (PDCCH) carrying Downlink Control Information (DCI)
 consists of the following steps:
- 9 CRC attachment: Error detection is provided on DCI transmissions through a Cyclic Redundancy Check (CRC). Refer
 10 to Subclause 6.4 in [9] for details.
- 11 Tail-biting Convolutional coding: Refer to Subclauses 6.2 and 5.1.3.1 in [9] for details.
- 12 Scrambling: Refer to Subclause 10.2.5.2 in [8] for details.
- 13 Modulation: Refer to Subclause 10.2.5.3 in [8] for details.
- 14 Layer mapping: Refer to Subclause 10.2.5.3 in [8] for details.
- 15 RE mapping: Refer to Subclause 10.2.5.5 in [8] for details on Resource Element (RE) mapping.
- The downlink physical layer processing of broadcast channel (NPBCH) carrying maximum one transport block consistsof the following steps:
- 18 NPBCH payload generation: Refer to Subclause 6.4.1 in [9] for details.
- TB CRC attachment: Error detection is provided on each transport block (TB) through a Cyclic Redundancy Check
 (CRC). Refer to Subclause 6.4 in [9] for details.
- 21 Scrambling: Refer to Subclause 10.2.5.2 in [8] for details.
- 22 Modulation: Refer to Subclause 10.2.5.3 in [8] for details.
- 23 Layer mapping: Refer to Subclause 10.2.5.3 in [8] for details.
- 24 RE mapping: Refer to Subclause 10.2.5.5 in [8] for details on Resource Element (RE) mapping.
- The downlink physical signals (NRS, NPSS, NSSS, NPRS, NWUS) correspond to a set of resource elements used by the physical layer but does not carry information originated from higher layers (i.e. layer 2 and above).
- 27 Reference Signals and Synchronization signals (NPSS/NSSS) are generated using the following steps:
- Sequence Generation and Modulation and RE mapping : Refer to Subclauses, 10.2.6B (NWUS), 10.2.7.1 (NPSS) and
 10.2.7.2 (NSSS) , 10.2.6 (NRS), 10.2.6A (NPRS) in [8] for details.
- An O-DU AAL profile for 4G NR downlink shall specify a set of accelerated functions corresponding to one or more than one physical downlink channel(s) and/or physical downlink signal(s).
- 32 In addition to the processing blocks mentioned above, each of these downlink physical channels/signals may include
- 33 some additional functional blocks (e.g. precoding, IQ compression) which are implementation specific and may also
- 34 depend on system configurations/capabilities (for example, whether a O-DU is connected to a CAT-A/CAT-B O-RU).
- 35 Each of these physical channels/signals can be implemented with/without these optional functional blocks. The AALI
- 36 shall expose to the application whether these functional blocks are supported or not within the AAL implementation.
- 37 Figure 5.4 illustrates the building blocks for processing various O-DU PHY layer Uplink (UL) channels and signals
- 38 (with 7.2-x functional split between O-DU and O-RU) defined by 3GPP in [8] & [9] as part of 4G/5G NR specification.







Figure 5.4 O-DU PHY processing blocks for mMTC Uplink

- 3 The O-DU PHY layer in uplink consists of the following physical channels and reference signals:
- 4 Narrow-band Physical Uplink Shared Channel (NPUSCH).
- 5 Narrow-band Physical Random-Access Channel (NPRACH).
- The uplink physical channels (NPUSCH, NPRACH) carry information originating from higher layers (i.e. layer 2 and above).
- 8 The uplink physical layer processing of shared channel (NPUSCH) carrying uplink data with or without Uplink Control
 9 Information (UCI) consists of the following steps at the receiver (O-DU):
- 10 RE (de)mapping: Refer to Subclauses 5.3.4 of [8] for details on RE mapping at the transmitter/receiver.
- 11 Channel estimation and equalization: up to O-DU implementation.
- 12 Transform precoding (IDFT): optional, only required for DFT-s-OFDM waveform. Refer to Subclause 5.3.3A of [8] for 13 details on transform precoding (if applicable) applied at the transmitter.
- 14 Demodulation: Refer to Subclause 5.3.2 in [8] for details on modulation applied at the transmitter.
- 15 Descrambling: Refer to Subclause 5.3.1 in [8] for details on scrambling applied at the transmitter.
- 16 Rate de-matching: Refer to Subclause 5.1.4.1 in [9] for details on rate matching applied at the transmitter.



- 1 Turbo decoding: Refer to Subclause 5.1.3.2 in [9] for details on Turbo decoding applied at the transmitter.
- 2 CRC check: Refer to Subclauses 5.1.1 in [9] for details on TB and CB level CRC attachments applied at the transmitter.
- 3 The uplink physical layer processing for shared channel (NPUSCH) carrying UCI depends on NPUSCH formats.

An O-DU AAL profile for 4G/5G NR uplink shall specify a set of accelerated functions corresponding to one or more than one physical uplink channel(s) and/or physical uplink signal(s).

6 In addition to the processing blocks mentioned above, each of these uplink physical channels/signals may include an

additional functional block, viz. IQ decompression, which is implementation specific and may depend on system
 configuration/capability. Each of these physical channels/signals can be implemented with/without this optional

functional block. The AALI shall expose to the application whether these functional blocks are supported or not within

10 the AAL implementation.

11 5.1.3 O-DU AAL Profile Definitions

- 12 O-DU AAL profiles are defined below with future specification(s) to define the AALI for each profile.
- 13 5.1.3.1 Profile Definitions General Guidelines
- 14 5.1.3.1.1 Naming

As discussed above O-DU AAL profiles are specific to one or more physical channel(s) or signal(s) as such should
 follow the naming guidelines

- O-DU AAL profiles shall be prefixed with "AAL_"
 - O-DU AAL Profiles when specific to a single channel or signal shall include the channel or signal in the name e.g. "AAL_PUSCH"
 - O-DU AAL Profiles when common across multiple channels or signals shall not include the channel or signal name, instead just reference the Accelerated Function(s), e.g. AAL_RE-MAPPING
 - O-DU AAL Profiles that include a subset of the functional blocks within a channel or signal shall include a functional description after the channel name e.g. AAL_PUSCH_CHANNEL_ESTIMATION
- 23 24

17

18

19

20

21 22

25 5.1.3.1.2 Data Flow

O-DU AAL Profiles shall specify the data flow supported by the profile as discussed in section 2.5.1.7 and 2.5.1.8
 above e.g. Look aside, Inline or other.

Look aside data flow implies the remaining functions not included in the Profile that comprise the channel or signal are implemented in SW on the host CPU and not implemented in the HW Accelerator.

Inline data flow implies that the set of accelerated functions is constituted of the entire U-plane processing of high-PHY channel or signal (with 7-2x PHY functional split) and the IQ data (in DL) or decoded bits (in UL) (post processing) are transferred directly from the accelerator to the Fronthaul interface. (in DL) or Layer 2 (in UL).

33 The profile shall specify if the data flow includes only user plane, or only control plane, or both.

34 5.1.3.2 O-DU AAL Profiles for Downlink

35 5.1.3.2.1 AAL_PDSCH_FEC

- 36 Figure 5.5 highlights the set of accelerated functions that define the AAL_PDSCH_FEC Profile. These include
- CRC Generation
- 38 LDPC Encoding
- PDSCH Rate Matching40



The AAL_PDSCH_FEC Profile is implemented as a look aside accelerator. The AAL_PDSCH_FEC Profile will
 support both Transport Block and Code Block operations.



3 4

Figure 5.5 AAL_PDSCH_FEC Profile

5 5.1.3.2.2 AAL_PDSCH_HIGH-PHY

- Figure 5.6 highlights the set of accelerated functions that defines the AAL_PDSCH_HIGH-PHY Profile, which
 includes the processing of PDSCH TB(s) and associated DM-RS.
- 8 The set of accelerated functions associated with the processing of PDSCH TB(s) is as follows:
- 9 TB CRC attachment
- 10 CB segmentation and CRC attachment
- 11 LDPC encoding
- 12 Rate matching
- 13 CB concatenation
- 14 Scrambling
- 15 Modulation
- 16 Layer mapping
- 17 Precoding ¹
- 18 RE mapping

¹ Configurable functional block, depends on implementation and/or system configuration



- 1 IQ compression¹
- 2

3 The set of accelerated functions associated with the processing of PDSCH DM-RS is as follows:

- 4 PDSCH DM-RS sequence generation
- 5 Modulation
- 6 Precoding¹
- 7 RE mapping
- IQ compression¹
- 9
- 10 The AAL_PDSCH_HIGH-PHY Profile is executed in inline acceleration mode.
- 11



12 13

14

Figure 5.6 AAL_PDSCH_HIGH-PHY Profile

15 5.1.3.2.3 AAL_PDCCH_HIGH-PHY

- Figure 5.7 highlights the set of accelerated functions that defines the AAL_PDCCH_HIGH-PHY Profile, which includes the processing of PDCCH DCI and associated DM-RS.
- 18 The set of accelerated functions associated with the processing of PDCCH TB(s) is as follows:
- 19 CRC attachment
- 20 Polar encoding
- e Rate matching
- 22 Scrambling



- 1 Modulation (QPSK)
- 2 Precoding¹
- 3 RE mapping
- IQ compression¹
- 5
- 6 The set of accelerated functions associated with the processing of PDCCH DM-RS is as follows:
- 7 PDCCH DM-RS sequence generation
- 8 Modulation
- 9 Precoding¹
- 10 RE mapping
- 11 IQ compression¹

12 The AAL_PDCCH_HIGH-PHY Profile is executed in inline acceleration mode.



13 14

15

Figure 5.7 AAL_PDCCH_HIGH-PHY Profile

16 5.1.3.2.4 AAL_PBCH_HIGH-PHY

Figure 5.8 highlights the set of accelerated functions that defines the AAL_PBCH_HIGH-PHY Profile, which includes the processing of PBCH TB and associated DM-RS, PSS and SSS, or in other words, the processing of SSB.

- 19 The set of accelerated functions associated with the processing of PBCH TB is as follows:
- 20 PBCH payload generation
- 21 Scrambling
- 22 TB CRC attachment



O-RAN.WG6.AAL-GAnP-v01.00 TS

- 1 Polar encoding
- 2 Rate matching
- 3 Data scrambling
- 4 Modulation (QPSK)
- 5 Precoding¹
- 6 RE mapping
- 7 IQ compression¹

8

- 9 The set of accelerated functions associated with the processing of PBCH DM-RS/PSS/SSS is as follows:
- 10 PDCCH DM-RS/PSS/SSS sequence generation
- 11 Modulation
- 12 Precoding¹
- 13 RE mapping
- 14 IQ compression¹
- 15
- 16 The AAL_PBCH_HIGH-PHY Profile is executed in inline acceleration mode.



17 18

Figure 5.8 AAL_PBCH_HIGH-PHY Profile



1 5.1.3.2.5 AAL_CSI-RS_HIGH-PHY

- Figure 5.9 highlights the set of accelerated functions that defines the AAL_CSI-RS_HIGH-PHY Profile, which includes
 the following:
- 4 CSI-RS sequence generation
- 5 Modulation
- 6 Precoding¹
- 7 RE mapping
- IQ compression¹
- 9
- 10 The AAL_CSI-RS_HIGH-PHY Profile is executed in inline acceleration mode.



11 12

Figure 5.9 AAL_CSI-RS_HIGH-PHY Profile

14

- 15 5.1.3.2.6 AAL_PT-RS-DL_HIGH-PHY
- Figure 5.10 highlights the set of accelerated functions that defines the AAL_PT-RS-DL_HIGH-PHY Profile, which
 includes the following:
- 18 PT-RS sequence generation
- 19 Modulation
- 20 Precoding¹
- e RE mapping
- IQ compression¹



2 The AAL_PT-RS-DL_HIGH-PHY Profile is executed in inline acceleration mode.



3 4

5

9

10

11

12

1

- Figure 5.10 AAL_PT-RS-DL_HIGH-PHY Profile
- 6 5.1.3.3 O-DU AAL Profiles for Uplink
- 7 5.1.3.3.1 AAL_PUSCH_FEC

8 Figure 5.11 highlights the set of accelerated functions that define the AAL_PUSCH_FEC Profile. These include

- PUSCH Rate De-matching
- LDPC Decoder
- CRC Check

13 The AAL_PUSCH_FEC Profile is implemented as a look aside accelerator. The AAL_PUSCH_FEC Profile will 14 support both Transport Block and Code Block operations.





2

Figure 5.11 AAL_PUSCH_FEC Profile

3 5.1.3.3.2 AAL_PUSCH_HIGH-PHY

Figure 5.12 highlights the set of accelerated functions that defines the AAL_PUSCH_HIGH-PHY Profile, which
 includes the processing of PUSCH data (with or without UCI).

- 6 The set of accelerated functions associated with the processing of PUSCH data is as follows:
- IQ decompression¹
- 8 RE de-mapping
- 9 Channel estimation
- 10 Channel equalization
- 11 Transform precoding (optional- only required for DFT-s-OFDM waveform)
- 12 Demodulation
- 13 Descrambling
- 14 Rate de-matching
- 15 LDPC decoding
- 16 CRC check

17

18 The AAL_PUSCH_HIGH-PHY Profile is executed in inline acceleration mode.





Figure 5.12 AAL_PUSCH_HIGH-PHY Profile

4

5 5.1.3.3.3 AAL_PUCCH_HIGH-PHY

- Figure 5.13, Figure 5.14 and Figure 5.15 highlight the set of accelerated functions that defines the
 AAL_PUCCH_HIGH-PHY Profile, which includes the processing of UCI.
- 8 The set of accelerated functions associated with the processing of PUCCH UCI depends on the PUCCH format being 9 configured by the application.

10 5.1.3.3.3.1 PUCCH format 0

- 11 The set of accelerated functions associated with the processing of PUCCH UCI using PUCCH format 0 is as follows:
- 12 IQ decompression¹
- 13 RE de-mapping
- 14 Sequence detection



			L2 +			
PUSCH UL data TB CRC check						
CB CRC check + CB desegmentation			PUCCH format 2/3/4 UCI			
LDPC decoding			CRC check			
Rate dematching			Polar/Block decoding			
CB deconcatentation			Rate dematching	ΡΒΔCΗ		
Descrambling			Descrambling	Preamble		
Demodulation		PUCCH format 1	Demodulation	detection + delay estimation		
IDFT for DFT-s-OFDM		UCI Demodulation	IDFT for DFT-s-OFDM	Peak search		
Channel equalization	PUCCH format 0 UCI	Channel equalization	Channel equalization	Noise estimation	SRS	PT-RS
Channel estimation	Sequence detection	Channel estimation	Channel estimation	Root sequence correlation	Channel estimation	Sequence detection
RE demapping	RE demapping	RE demapping	RE demapping	RE demapping	RE demapping	RE demapping
IQ decompression*	IQ decompression*	IQ decompression*	IQ decompression*	IQ decompression*_l	I IQ I I decompression*	I IQ
O-RAN FH (7-2x lower layer split)						

2 3

Figure 5.13 AAL_PUCCH_HIGH-PHY Profile (PUCCH format 0)

- 4 5.1.3.3.3.2 PUCCH format 1
- 5 The set of accelerated functions associated with the processing of PUCCH UCI using PUCCH format 1 is as follows:
- 6 IQ decompression¹
- 7 RE de-mapping
- 8 Channel estimation
- 9 Channel equalization
- 10 Demodulation





3

Figure 5.14 AAL_PUCCH_HIGH-PHY Profile (PUCCH format 1)

- 4 5.1.3.3.3.3 PUCCH format 2/3/4
- The set of accelerated functions associated with the processing of PUCCH UCI using PUCCH format 2/3/4 is as
 follows:
- IQ decompression¹
- 8 RE de-mapping
- 9 Channel estimation
- 10 Channel equalization
- 11 Transform precoding (optional- only required for DFT-s-OFDM waveform)
- 12 Demodulation
- 13 Descrambling
- 14 Rate de-matching
- 15 Polar/Block decoding
- 16 CRC check
- 17





Figure 5.15 AAL_PUCCH_HIGH-PHY Profile (PUCCH format 2/3/4)

4 The AAL_PUCCH_HIGH -PHY profile is executed in inline acceleration mode.

5 5.1.3.3.4 AAL_PRACH_HIGH-PHY

- 6 Figure 5.16 highlights the set of accelerated functions that defines the AAL_PRACH_HIGH-PHY Profile.
- 7 The set of accelerated functions associated with the processing of PRACH preamble is as follows:
- 8 IQ decompression¹
- 9 RE de-mapping
- 10 Root sequence generation and correlation
- 11 IFFT
- 12 Noise estimation
- 13 Peak search for power delay profile
- 14 Preamble detection and delay/timing advance estimation





3

Figure 5.16 AAL_PRACH_HIGH-PHY Profile

4 The AAL_PRACH_HIGH-PHY Profile is executed in inline acceleration mode.

5 5.1.3.3.5 AAL_SRS_HIGH-PHY

- 6 Figure 5.17 highlights the set of accelerated functions that defines the AAL_SRS_HIGH-PHY Profile.
- 7 The set of accelerated functions associated with the processing of SRS is as follows:
- IQ decompression¹
- 9 RE de-mapping
- 10 Channel estimation



L2+						
PUSCH UL data TB CRC check						
CB CRC check + CB desegmentation			PUCCH format 2/3/4			
LDPC decoding			CRC check			
Rate dematching			Polar/Block decoding			
CB deconcatentation			Rate dematching	PRACH		
Descrambling			Descrambling	Preamble		
Demodulation		PUCCH format 1	Demodulation	delay estimation		
IDFT for DFT-s-OFDM		UCI Demodulation	IDFT for DFT-s-OFDM	Peak search		
Channel equalization	PUCCH format 0 UCI	Channel equalization	Channel equalization	Noise estimation	SRS	PT-RS
Channel estimation	Sequence detection	Channel estimation	Channel estimation	Root sequence correlation	Channel estimation	Sequence detection
RE demapping	RE demapping	RE demapping	RE demapping	RE demapping	RE demapping	RE demapping
IQ decompression*	I IQ I I decompression* I	I IQ I decompression*_I	IQ decompression*	IQ IQ I	IQ decompression*	I IQ I I decompression*
O-RAN FH (7-2x lower layer split)						

Figure 5.17 AAL_SRS_HIGH-PHY Profile

3 The AAL_SRS_ HIGH-PHY Profile is executed in inline acceleration mode.

4 5.1.3.3.6 AAL_PT-RS-UL_HIGH-PHY

- 5 Figure 5.18 highlights the set of accelerated functions that defines the AAL_PT-RS-UL_HIGH-PHY Profile.
- 6 The set of accelerated functions associated with the processing of PT-RS-UL sequence is as follows:
- 7 IQ decompression¹
- 8 RE de-mapping
- 9 Sequence detection





- Figure 5.18 AAL_PT-RS-UL_HIGH-PHY profile
- 4 The AAL_PT-RS-UL_HIGH-PHY profile is executed in inline acceleration mode.
- 5
- 6 5.1.3.4 O-DU AAL profiles for mMTC
- 7 5.1.3.4.1 AAL_NPDSCH_FEC
- 8 Figure 5.19 highlights the set of accelerated functions that define the AAL_NPDSCH_FEC Profile. These include
- 9 CRC Generation
- 10 Tail-Biting Convolutional Coding
- 11 Rate Matching
- 12 The AAL_NPDSCH_FEC Profile is implemented as a look aside accelerator.



L2+						
NPDSCH TB(s)		NPBCH TB				
TB CRC attachment		generation				
Tail Biting Convolutional	N PDCCH (DCI)	CRC attachment				
Coding	CRC attachment	Tail Biting Convolutional				
Rate matching	Convolutional	Coding				
CB concatenation	Coding	Rate Matching	NPSS/NSSS/			
Scrambling	Rate matching	Scrambling	Sequence	Sequence		
Modulation	Scrambling	Modulation	Generation	Generation		
Layer mapping	Modulation (QPSK)	Layer Mapping	Modulation	Modulation		
Precoding*	Precoding*	Precod	ing*	Precoding*		
RE mapping	RE mapping	RE map	oping	RE mapping		
IQ compression*	IQ compression*	IQ compre	ession*	IQ compression*		
O-RAN FH (7-2x lower layer split)						

2 3

Figure 5.19 AAL_NPDSCH_FEC Profile

4 5.1.3.4.2 AAL_NPDCCH_FEC

- 5 Figure 5.20 highlights the set of accelerated functions that define the AAL_NPDCCH_FEC Profile. These include
- 6 CRC Generation
- 7 Tail-Biting Convolutional Coding
- 8 Rate Matching
- 9 The AAL_NPDCCH_FEC Profile is implemented as a look aside accelerator.



L2+ NPBCH TB NPDSCH TB(s) **PBCH** payload **TB CRC attachment** generation CRC Tail Biting attachment Convolutional N PDCCH (DCI) Tail Biting Coding **CRC** attachment Convolutional Tail Biting **Rate matching** Coding Convolutional Rate Matching CB concatenation Coding NPSS/NSSS/ NPRS/NWUS NRS Scrambling **Rate matching** Scrambling Sequence Sequence Scrambling Modulation Generation Generation Modulation Modulation Layer Mapping Modulation Modulation Layer mapping (QPSK) Precoding* Precoding* Precoding* Precoding* _ **RE** mapping **RE** mapping **RE** mapping **RE** mapping Г IQ compression* IQ compression* IQ compression* IQ compression* 1 O-RAN FH (7-2x lower layer split)

1 2

Figure 5.20 AAL_NPDCCH_FEC Profile

3 5.1.3.4.3 AAL_NPBCH_FEC

- 4 Figure 5.21 highlights the set of accelerated functions that define the AAL_NPBCH_FEC Profile. These include
- 5 CRC Generation
- 6 Tail-Biting Convolutional Coding
- 7 Rate Matching
- 8 The AAL_NPBCH_FEC Profile is implemented as a look aside accelerator.



		L2+			
NPDSCH TB(s) TB CRC attachment		NPBCH TB PBCH payload generation			
Tail Biting Convolutional Coding	N PDCCH (DCI) CRC attachment	CRC attachment Tail Biting			
Rate matching	Tail Biting	Coding			
CB concatenation	Coding	Rate Matching	NPSS/NSSS/		
Scrambling	Rate matching	Scrambling	NRS Sequence	Sequence	
Modulation	Scrambling	Modulation	Generation	Generation	
Layer mapping	Modulation (QPSK)	Layer Mapping	Modulation	Modulation	
Precoding*	Precoding*	Precodi	ing*	Precoding*	
RE mapping	RE mapping	RE map	ping	RE mapping	
IQ compression*	IQ compression*	IQ compre	ession*	IQ compression*	
O-RAN FH (7-2x lower layer split)					

Figure 5.21 AAL_NPBCH_FEC Profile

3 5.1.3.4.4 AAL_NPUSCH_FEC

- 4 Figure 5.22 highlights the set of accelerated functions that define the AAL_NPUSCH_FEC Profile. These include
- 5 CRC Generation
- 6 Turbo Decoding
- 7 Rate Matching
- 8 The AAL_NPUSCH_FEC Profile is implemented as a look aside accelerator.







Figure 5.22 AAL_NPUSCH_FEC Profile

3 5.2 O-CU AAL Profiles

- 4 The O-CU AAL profiles shall be part of further study for O-RAN WG6.
- 5
- -
- 6



Annex ZZZ: O-RAN Adopter License Agreement

- BY DOWNLOADING, USING OR OTHERWISE ACCESSING ANY O-RAN SPECIFICATION, ADOPTER
 AGREES TO THE TERMS OF THIS AGREEMENT.
- 4 This O-RAN Adopter License Agreement (the "Agreement") is made by and between the O-RAN ALLIANCE and the 5 entity that downloads, uses or otherwise accesses any O-RAN Specification, including its Affiliates (the "Adopter").
- 6 This is a license agreement for entities who wish to adopt any O-RAN Specification.

7 Section 1: DEFINITIONS

8 1.1 "Affiliate" means an entity that directly or indirectly controls, is controlled by, or is under common control with 9 another entity, so long as such control exists. For the purpose of this Section, "Control" means beneficial ownership of 10 fifty (50%) percent or more of the voting stock or equity in an entity.

- 1.2 "Compliant Implementation" means any system, device, method or operation (whether implemented in hardware,
 software or combinations thereof) that fully conforms to a Final Specification.
- 1.3 "Adopter(s)" means all entities, who are not Members, Contributors or Academic Contributors, including their
 Affiliates, who wish to download, use or otherwise access O-RAN Specifications.
- 1.4 "Minor Update" means an update or revision to an O-RAN Specification published by O-RAN ALLIANCE that does
 not add any significant new features or functionality and remains interoperable with the prior version of an O-RAN
 Specification. The term "O-RAN Specifications" includes Minor Updates.
- 1.5 "Necessary Claims" means those claims of all present and future patents and patent applications, other than design 18 19 patents and design registrations, throughout the world, which (i) are owned or otherwise licensable by a Member, 20 Contributor or Academic Contributor during the term of its Member, Contributor or Academic Contributorship; (ii) such 21 Member, Contributor or Academic Contributor has the right to grant a license without the payment of consideration to a third party; and (iii) are necessarily infringed by a Compliant Implementation (without considering any Contributions not 22 23 included in the Final Specification). A claim is necessarily infringed only when it is not possible on technical (but not 24 commercial) grounds, taking into account normal technical practice and the state of the art generally available at the date 25 any Final Specification was published by the O-RAN ALLIANCE or the date the patent claim first came into existence, 26 whichever last occurred, to make, sell, lease, otherwise dispose of, repair, use or operate a Compliant Implementation 27 without infringing that claim. For the avoidance of doubt in exceptional cases where a Final Specification can only be
- implemented by technical solutions, all of which infringe patent claims, all such patent claims shall be considered
 Necessary Claims.
- 1.6 "Defensive Suspension" means for the purposes of any license grant pursuant to Section 3, Member, Contributor,
 Academic Contributor, Adopter, or any of their Affiliates, may have the discretion to include in their license a term
 allowing the licensor to suspend the license against a licensee who brings a patent infringement suit against the licensing
 Member, Contributor, Academic Contributor, Adopter, or any of their Affiliates.

34 Section 2: COPYRIGHT LICENSE

2.1 Subject to the terms and conditions of this Agreement, O-RAN ALLIANCE hereby grants to Adopter a nonexclusive,
 nontransferable, irrevocable, non-sublicensable, worldwide copyright license to obtain, use and modify O-RAN
 Specifications, but not to further distribute such O-RAN Specification in any modified or unmodified way, solely in
 furtherance of implementations of an ORAN

39 Specification.

2.2 Adopter shall not use O-RAN Specifications except as expressly set forth in this Agreement or in a separate written
 agreement with O-RAN ALLIANCE.

42 Section 3: FRAND LICENSE

3.1 Members, Contributors and Academic Contributors and their Affiliates are prepared to grant based on a separate
 Patent License Agreement to each Adopter under Fair Reasonable And Non- Discriminatory (FRAND) terms and
 conditions with or without compensation (royalties) a nonexclusive, non-transferable, irrevocable (but subject to
 Defensive Suspension), non-sublicensable, worldwide patent license under their Necessary Claims to make, have made,

47 use, import, offer to sell, lease, sell and otherwise distribute Compliant Implementations; provided, however, that such



license shall not extend: (a) to any part or function of a product in which a Compliant Implementation is incorporated that is not itself part of the Compliant Implementation; or (b) to any Adopter if that Adopter is not making a reciprocal grant to Members, Contributors and Academic Contributors, as set forth in Section 3.3. For the avoidance of doubt, the foregoing licensing commitment includes the distribution by the Adopter's distributors and the use by the Adopter's customers of such licensed Compliant Implementations.

3.2 Notwithstanding the above, if any Member, Contributor or Academic Contributor, Adopter or their Affiliates has
reserved the right to charge a FRAND royalty or other fee for its license of Necessary Claims to Adopter, then Adopter
is entitled to charge a FRAND royalty or other fee to such Member, Contributor or Academic Contributor, Adopter and
its Affiliates for its license of Necessary Claims to its licensees.

10 3.3 Adopter, on behalf of itself and its Affiliates, shall be prepared to grant based on a separate Patent License Agreement to each Members, Contributors, Academic Contributors, Adopters and their Affiliates under Fair Reasonable And Non-11 12 Discriminatory (FRAND) terms and conditions with or without compensation (royalties) a nonexclusive, nontransferable, irrevocable (but subject to Defensive Suspension), non-sublicensable, worldwide patent license under their 13 Necessary Claims to make, have made, use, import, offer to sell, lease, sell and otherwise distribute Compliant 14 15 Implementations; provided, however, that such license will not extend: (a) to any part or function of a product in which a Compliant Implementation is incorporated that is not itself part of the Compliant Implementation; or (b) to any Members, 16 17 Contributors, Academic Contributors, Adopters and their Affiliates that is not making a reciprocal grant to Adopter, as 18 set forth in Section 3.1. For the avoidance of doubt, the foregoing licensing commitment includes the distribution by the

Members', Contributors', Academic Contributors', Adopters' and their Affiliates' distributors and the use by the Members', Contributors', Academic Contributors', Adopters' and their Affiliates' customers of such licensed Compliant Implementations.

22 Section 4: TERM AND TERMINATION

4.1 This Agreement shall remain in force, unless early terminated according to this Section 4.

4.2 O-RAN ALLIANCE on behalf of its Members, Contributors and Academic Contributors may terminate this
 Agreement if Adopter materially breaches this Agreement and does not cure or is not capable of curing such breach within
 thirty (30) days after being given notice specifying the breach.

4.3 Sections 1, 3, 5 - 11 of this Agreement shall survive any termination of this Agreement. Under surviving Section 3,
after termination of this Agreement, Adopter will continue to grant licenses (a) to entities who become Adopters after the
date of termination; and (b) for future versions of ORAN Specifications that are backwards compatible with the version

30 that was current as of the date of termination.

31 Section 5: CONFIDENTIALITY

32 Adopter will use the same care and discretion to avoid disclosure, publication, and dissemination of O-RAN 33 Specifications to third parties, as Adopter employs with its own confidential information, but no less than reasonable care. 34 Any disclosure by Adopter to its Affiliates, contractors and consultants should be subject to an obligation of 35 confidentiality at least as restrictive as those contained in this Section. The foregoing obligation shall not apply to any 36 information which is: (1) rightfully known by Adopter without any limitation on use or disclosure prior to disclosure; (2) 37 publicly available through no fault of Adopter; (3) rightfully received without a duty of confidentiality; (4) disclosed by 38 O-RAN ALLIANCE or a Member, Contributor or Academic Contributor to a third party without a duty of confidentiality 39 on such third party; (5) independently developed by Adopter; (6) disclosed pursuant to the order of a court or other 40 authorized governmental body, or as required by law, provided that Adopter provides reasonable prior written notice to 41 O-RAN ALLIANCE, and cooperates with O-RAN ALLIANCE and/or the applicable Member, Contributor or Academic 42 Contributor to have the opportunity to oppose any such order; or (7) disclosed by Adopter with O-RAN ALLIANCE's 43 prior written approval.

44 Section 6: INDEMNIFICATION

Adopter shall indemnify, defend, and hold harmless the O-RAN ALLIANCE, its Members, Contributors or Academic Contributors, and their employees, and agents and their respective successors, heirs and assigns (the "Indemnitees"), against any liability, damage, loss, or expense (including reasonable attorneys' fees and expenses) incurred by or imposed upon any of the Indemnitees in connection with any claims, suits, investigations, actions, demands or judgments arising out of Adopter's use of the licensed O-RAN Specifications or Adopter's commercialization of products that comply with O-RAN Specifications.



Section 7: LIMITATIONS ON LIABILITY; NO WARRANTY 1

EXCEPT FOR BREACH OF CONFIDENTIALITY, ADOPTER'S BREACH OF SECTION 3, AND ADOPTER'S 2 3 INDEMNIFICATION OBLIGATIONS, IN NO EVENT SHALL ANY PARTY BE LIABLE TO ANY OTHER PARTY OR THIRD PARTY FOR ANY INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE OR CONSEQUENTIAL 4 DAMAGES RESULTING FROM ITS PERFORMANCE OR NON-PERFORMANCE UNDER THIS AGREEMENT. 5 IN EACH CASE WHETHER UNDER CONTRACT, TORT, WARRANTY, OR OTHERWISE, AND WHETHER OR 6 7 NOT SUCH PARTY HAD ADVANCE NOTICE OF THE POSSIBILITY OF SUCH DAMAGES. O-RAN SPECIFICATIONS ARE PROVIDED "AS IS" WITH NO WARRANTIES OR CONDITIONS WHATSOEVER, 8 WHETHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE. THE O-RAN ALLIANCE AND THE 9 MEMBERS, CONTRIBUTORS OR ACADEMIC CONTRIBUTORS EXPRESSLY DISCLAIM ANY WARRANTY 10 OR CONDITION OF MERCHANTABILITY, SECURITY, SATISFACTORY QUALITY, NONINFRINGEMENT, 11 FITNESS FOR ANY PARTICULAR PURPOSE, ERROR-FREE OPERATION, OR ANY WARRANTY OR 12

13 CONDITION FOR O-RAN SPECIFICATIONS.

Section 8: ASSIGNMENT 14

- 15 Adopter may not assign the Agreement or any of its rights or obligations under this Agreement or make any grants or
- other sublicenses to this Agreement, except as expressly authorized hereunder, without having first received the prior, 16 written consent of the O-RAN ALLIANCE, which consent may be withheld in O-RAN ALLIANCE's sole discretion. O-17
- 18 RAN ALLIANCE may freely assign this Agreement.

Section 9: THIRD-PARTY BENEFICIARY RIGHTS 19

20 Adopter acknowledges and agrees that Members, Contributors and Academic Contributors (including future Members, Contributors and Academic Contributors) are entitled to rights as a third-party beneficiary under this Agreement, 21

22 including as licensees under Section 3.

Section 10: BINDING ON AFFILIATES 23

24 Execution of this Agreement by Adopter in its capacity as a legal entity or association constitutes that legal entity's or association's agreement that its Affiliates are likewise bound to the obligations that are applicable to Adopter hereunder 25 26 and are also entitled to the benefits of the rights of Adopter hereunder.

Section 11: GENERAL 27

- 28 This Agreement is governed by the laws of Germany without regard to its conflict or choice of law provisions.
- 29 This Agreement constitutes the entire agreement between the parties as to its express subject matter and expressly supersedes and replaces any prior or contemporaneous agreements between the parties, whether written or oral, relating 30 31 to the subject matter of this Agreement.
- 32 Adopter, on behalf of itself and its Affiliates, agrees to comply at all times with all applicable laws, rules and regulations 33 with respect to its and its Affiliates' performance under this Agreement, including without limitation, export control and 34 antitrust laws. Without limiting the generality of the foregoing, Adopter acknowledges that this Agreement prohibits any 35 communication that would violate the antitrust laws.
- 36 By execution hereof, no form of any partnership, joint venture or other special relationship is created between Adopter, 37 or O-RAN ALLIANCE or its Members, Contributors or Academic Contributors. Except as expressly set forth in this
- 38 Agreement, no party is authorized to make any commitment on behalf of Adopter, or O-RAN ALLIANCE or its Members, 39 Contributors or Academic Contributors.
- 40 In the event that any provision of this Agreement conflicts with governing law or if any provision is held to be null, void
- 41 or otherwise ineffective or invalid by a court of competent jurisdiction, (i) such provisions will be deemed stricken from
- 42 the contract, and (ii) the remaining terms, provisions, covenants and restrictions of this Agreement will remain in full 43 force and effect.
- 44 Any failure by a party or third party beneficiary to insist upon or enforce performance by another party of any of the 45 provisions of this Agreement or to exercise any rights or remedies under this Agreement or otherwise by law shall not be 46 construed as a waiver or relinquishment to any extent of the other parties' or third party beneficiary's right to assert or
- 47 rely upon any such provision, right or remedy in that or any other instance; rather the same shall be and remain in full
- force and effect. 48